


Understanding CPU Microarchitecture

 For Maximum Performance

Overview

- What happens inside a CPU?
- Where do CPU intensive programs get delayed?
- What tools are there to help measure performance bottlenecks?
- How can we make programs run faster?


Performance Pyramid



Platform Topologies

Platform Topologies


2S Configurations



(2S-2UPI & 2S-3UPI shown)


Platform Topologies

2S Configurations



(2S-2UPI & 2S-3UPI shown)


4S Configurations



(4S-2UPI & 4S-3UPI shown)


Platform Topologies

2S Configurations




(2S-2UPI & 2S-3UPI shown)

4S Configurations




(4S-2UPI & 4S-3UPI shown)

8S Configuration




Broadwell EX 12-core die




https://simplecore-ger.intel.com/swdevcon-uk/wp-content/uploads/sites/5/2017/10/UK-Dev-Con_Toby-Smith-Track-A_1000.pdf


Broadwell EX 18-core die



Broadwell EX 24-core die




Cascade/Skylake 10-core die



CHA – Caching and Home Agent ; SF– Snoop Filter; LLC – Last Level Cache;
SKX Core – Skylake Server Core; UPI – Intel® UltraPath Interconnect

https://simplecore-ger.intel.com/swdevcon-uk/wp-content/uploads/sites/5/2017/10/UK-Dev-Con_Toby-Smith-Track-A_1000.pdf

Cascade/Skylake 18-core die




CHA – Caching and Home Agent ; SF– Snoop Filter; LLC – Last Level Cache;
SKX Core – Skylake Server Core; UPI – Intel® UltraPath Interconnect

https://simplecore-ger.intel.com/swdevcon-uk/wp-content/uploads/sites/5/2017/10/UK-Dev-Con_Toby-Smith-Track-A_1000.pdf

Cascade/Skylake 28-core die


Sub NUMA cluster 0

Sub NUMA cluster 1




CHA – Caching and Home Agent ; SF– Snoop Filter; LLC – Last Level Cache;
SKX Core – Skylake Server Core; UPI – Intel® UltraPath Interconnect

Cascade 56 core 'die'



Cascade 56 core package


Package




Clock
Cycles

Memory and Cache (\$)

Information for Cascade/Skylake systems




lstopo --no-io



Clock Cycles

Memory and Cache (\$)




Information for Cascade/Skylake systems

Virtual	Physical	PCID
<u>00008000</u> (1234)	<u>5e38450c</u> (1234)	10
00008000 (1234)	48656e6f (1234)	20
<u>fffffffffb</u> (8080)	<u>2345ffffffb</u> (8080)	0

grep /proc/cpuinfo for pcid ↑

Memory Pages



Two layer page table structure shown
x86_64 has 4 level paging (48 bits, 256TiB virtual, 64TiB real)
Ice Lake processors support 5 level paging (57 bits, 128Pb virtual, 4PiB real)

Huge Pages

Pages can be
4K, 2M or 1G

```
grep /proc/cpuinfo  
pse: 2M support  
pdpe1g: 1G support
```

0000

- 👍 Better use of TLB
- 👍 Fewer memory cache misses
- 👎 More complex to set up
- 👎 May waste memory
- 👎 Hugelblfs needs to be configured

👎 Hugetblfs 👎

- Requires kernel configuration to reserve memory ahead of time
 - Boot parameter `hugepages=N` puts aside memory for huge page use
 - Boot parameter `hugepagesz={2M, 1G}` specifies huge page size
- Requires a `hugetblfs` mount to be provided
- Requires root (or suitably permissioned app) to use hugepages



Transparent Huge Pages



- Does not require boot time configuration or special permissions
 - khugepaged assembles contiguous physical memory for large pages
- Default page size is still 4k, but processes can `madvise()` use of large pages
 - Allows specific apps to opt-in on demand
 - Benefits of smaller TLB with less wasted memory

Enable opt-in through use of `madvise`




```
# echo madvise > /sys/kernel/mm/transparent_hugepages/enabled
# echo defer > /sys/kernel/mm/transparent_hugepage/defrag
```

Defer instead of blocking large page request

Cache lines, loads and stores

- Unit of granularity of a cache entry is 64 bytes (512 bits)
 - Even if you only read/write 1 byte you're writing 64 bytes
- Cache lines can generally be in different states:
 - ➔ M – exclusively owned by that core, and modified (dirty)
 - ➔ E – exclusively owned by that core, but not modified
 - ➔ S – shared read-only with other cores
 - ➔ I – invalid, cache line not used

Memory prefetching (CPU)



Also notices
striding by certain
amounts as well

CPU issues
automatic prefetch
for streamed data

Can also use
`__builtin_prefetch`
to explicitly suggest
prefetching memory
elsewhere but needs to be
a measured improvement



False sharing

Thread 1
data[0] = 'A'


Thread 2
data[7] = 'C'



- Two cores trying to write to bytes in the same cache-line will thrash
 - First thread will try to acquire exclusive ownership of cache line
 - Second thread (on different core) will try to do the same
 - ~~Updates may be lost if writes are not atomic*~~
 - Performance will suffer when cache line repeatedly moved
- Avoid by padding to at least cacheline size * 2 (128 bytes) for writes

* **UPDATE:** This confused more than it helped. Synchronisation and false sharing are orthogonal.

Memory performance strategies

- Ensure data fits in L1/L2/L3 cache where possible 
- Stream or stride through data in a single pass if possible
- Consider pivoting data (array-of-structs or structs-of-arrays)
- Add padding for multi-threaded contended writes
 - Prefer thread-local or cpu-local accumulators with final merge step
- Compress data where practical (compressed pointers)


Pinning memory/threads

- Pinning memory or threads to a particular core can improve performance
 - Reduces intra-core memory ownership traffic
 - Less likely to have cache invalidations
- `isolcpu` allows reservation of CPUs for non-kernel use with `cpuset`s
- `taskset` allows binding of a process to specific cores
- `numactl` allows cores/memory to be clamped for a process
- `libnuma` has additional affinity settings for programmatic use

Core

x86_64

L1 Instruction
32 KiB 8-way




μop

L1 Data
32 KiB 8-way




Core




```
55 48 89 e5 fe 04 25 d2  
04 00 00 41 6c 42 6c 75
```


Core




Core




Core




Core




Core



Core



Branch Prediction




- Correct 95% of the time
- Queues up instructions assuming the branch has been taken
- Learns patterns in code based on existing behaviour
 - Iterating through predictable (sorted) data may be more efficient
- Throws away inaccurate work if incorrect
 - May cause observable side channel behaviour e.g. cache invalidation 🧛

```
cmp eax,42; jne
```

Branch Target Predictor

- Predicts where the target is going if taken
- Hard coded addresses/offsets always predictable
- Jump to location of register may be more difficult `jmp [eax]`
- Often seen when jumping through object oriented code
- Inlining is the master optimisation because it avoids unknowable branches


Core



Core

L1 Instruction
32 KiB 8-way

L1 Data
32 KiB 8-way




Port 0 and 1 can be fused for a 512 bit operation
Port 5 is a 512 bit wide operation
All others handle 256 bits

Integer Unit				Floating Unit			
ALU	LEA	Shift	Branch	ALU	FMA	Shift	Divide
ALU	LEA	Multiply	Divide	ALU	FMA	Shift	Shuffle
ALU	LEA	Multiply		ALU	FMA		Shuffle
ALU	LEA	Shift	Branch				

Port 8 and 9
added in Ice Lake

Execution units added in Ice Lake

Core



Frontend

L1 Instruction
32 KiB 8-way

L1 Data
32 KiB 8-way

Allocate
Rename
Retire

R99 = [0x4d2]

INC R99

[0x4d2] = R99

reorder
buffer

register files

load buffer

store buffer


Scheduler

Integer Unit				Floating Unit			
ALU	LEA	Shift	Branch	ALU	FMA	Shift	Divide
ALU	LEA	Multiply	Divide	ALU	FMA	Shift	Shuffle
ALU	LEA	Multiply		ALU	FMA		Shuffle
ALU	LEA	Shift	Branch				

Port 8 and 9
added in Ice Lake

Execution units added in Ice Lake

Core




R99 = [0x4d2]

INC R99

[0x4d2] = R99

Core




Core

Frontend

L1 Instruction
32 KiB 8-way

L1 Data
32 KiB 8-way




Core

Frontend

L1 Instruction
32 KiB 8-way

L1 Data
32 KiB 8-way




Core

Frontend

L1 Instruction
32 KiB 8-way

L1 Data
32 KiB 8-way



Allocate
Rename
Retire

reorder
buffer

register files

load buffer

store buffer

Scheduler

Port 0 and 1 can be fused for a 512 bit operation
Port 5 is a 512 bit wide operation
All others handle 256 bits

Integer				Floating			
Unit	Unit	Unit	Unit	Unit	Unit	Unit	Unit
ALU	LEA	Shift	Branch	ALU	FMA	Shift	Divide
ALU	LEA	Multiply	Divide	ALU	FMA	Shift	Shuffle
ALU	LEA	Multiply		ALU	FMA		Shuffle
ALU	LEA	Shift	Branch				

[0x4d2] = 2B

Port 8 and 9
added in Ice Lake

Execution units added in Ice Lake


Core

Frontend

L1 Instruction
32 KiB 8-way

L1 Data
32 KiB 8-way

[0x4d2] = 2B



Allocate
Rename
Retire

reorder
buffer

register files

load buffer

store buffer

Scheduler

Port 0 and 1 can be fused for a 512 bit operation
Port 5 is a 512 bit wide operation
All others handle 256 bits

Integer				Unit	Floating				Unit
ALU	LEA	Shift	Branch	ALU	FMA	Shift	Divide		
ALU	LEA	Multiply	Divide	ALU	FMA	Shift	Shuffle		
ALU	LEA	Multiply		ALU	FMA		Shuffle		
ALU	LEA	Shift	Branch						

Port 8 and 9
added in Ice Lake

Execution units added in Ice Lake

perf

- Linux perf (compiled from linux/tools/perf, or from linux-tools/linux-perf)
 - Running in Docker requires compilation from source
- Commands available
 - `record` – record execution performance for process/pid
 - `report` – generate a report from prior recording
 - `annotate` – annotate a report from a prior recording
 - `stat` – record performance counters for process/pid

<https://perf.wiki.kernel.org>

<https://github.com/alblue/scripts/blob/master/perf-Dockerfile>

perf record

- Perf record will sample the process(es) and generate stack traces
- Events may be skewed from their location
 - Improve accuracy with :p, :pp or :ppp suffix to event
- Can capture branches, last branch records or use processor tracing
 - `perf record -b program`
 - `perf record --call-graph lbr -j any_call,any_ret program`
 - `perf record -e intel_pt//u program`

<https://lwn.net/Articles/680985/>
<https://lwn.net/Articles/680996/>


perf stat

```
$ perf stat base64 <(echo hello)
d29ybGQK
```

```
Performance counter stats for 'base64 /dev/fd/63':
```

0.341382	task-clock (msec)	#	0.649	CPUs utilized
0	context-switches	#	0.000	K/sec
0	cpu-migrations	#	0.000	K/sec
65	page-faults	#	0.190	M/sec
1,218,176	cycles	#	3.568	GHz
811,468	stalled-cycles-frontend	#	66.61%	frontend cycles idle
855,999	instructions	#	0.70	insn per cycle
		#	0.95	stalled cycles per insn
169,032	branches	#	495.140	M/sec
8,883	branch-misses	#	5.26%	of all branches

```
0.000526160 seconds time elapsed
```




Performance counters

- Intel cores have a few dedicated and programmable counters
 - Instruction cycles, branches, branch misses ...
 - Counters can be multiplexed (read X for 1 μ s, read Y for 1 μ s)
- Programmable counters can be set to specific measurements
 - iTLB-load-misses, LLC-load-misses, uops_dispatched_port.port_5 ...
- Undocumented performance counters can be specified with events
 - `cpu/event=0x3c,umask=0x0,any=1/`

Top-down Microarchitecture Analysis

Locating Issues



Have Precise events for sampling
Precise events added in Skylake

Top-down Analysis Method




Figure B-3. TMAM Hierarchy Supported by Skylake Microarchitecture




Figure B-2. TMAM's Top Level Drill Down Flowchart

<https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-optimization-reference-manual>

perf stat --topdown

```
$ perf stat -a --topdown sleep 1
nmi_watchdog enabled with topdown. May give wrong results.
Disable with echo 0 > /proc/sys/kernel/nmi_watchdog
```

Performance counter stats for 'system wide':

		retiring	bad speculation	frontend bound	backend
bound					
S0-C0	2	15.3%	2.8%	32.1%	49.9%
S0-C1	2	23.3%	4.0%	27.3%	45.4%
S0-C2	2	15.2%	2.9%	29.8%	52.1%
S0-C3	2	16.7%	0.0%	31.8%	51.5%
S0-C4	2	35.7%	10.7%	26.2%	27.4%
S0-C5	2	14.9%	2.5%	34.1%	48.5%

1.000889285 seconds time elapsed

Toplev PMU tools

- Andi Kleen has written `toplev.py` which allows top-down analysis
 - Initial download caches processor information from download.01.org
- Uses `perf` to record stats, but with custom event filters
- If workload is repeatable, can use `--no-multiplex` to repeat results
- Run with `-l1`, see if issues are present, run with `-l2` ...

toplev.py --single-thread


```
$ dd if=/dev/urandom of=/tmp/rand bs=4096 count=4096
```

```
$ ./toplev.py --single-thread --no-multiplex -l1 -- base64 /tmp/rand > /dev/null
# 3.6-full on Intel(R) Xeon(R) CPU E5-1650 v2 @ 3.50GHz
BE          Backend_Bound          % Slots          24.07  <==
```


```
$ ./toplev.py --single-thread --no-multiplex -l2 -- base64 /tmp/rand > /dev/null
BE          Backend_Bound          % Slots          23.82
BE/Core     Backend_Bound.Core_Bound % Slots          16.08  <==
```

```
$ ./toplev.py --single-thread --no-multiplex -l3 -- base64 /tmp/rand > /dev/null
BE          Backend_Bound          % Slots          23.96
BE/Core     Backend_Bound.Core_Bound % Slots          16.35
BE/Core     Backend_Bound.Core_Bound.Ports_Utilization % Clocks        24.51  <==
```

Instruction layout



Loop stream detector



Align with

```
-mllvm -align-all-nofallthru-blocks=5
```


```
-mllvm -align-all-functions=5
```

Facebook BOLT


Executed instructions are distributed across icache space

After sorting basic blocks guided by profiling data, the icache space is defragmented

Figure 9: Heat maps for instruction memory accesses of the HHVM binary, without and with BOLT. Heat is a log scale.



(a) without BOLT




(b) with BOLT

<https://arxiv.org/abs/1807.06735>

<https://github.com/facebookincubator/BOLT>

SIMD JSON parser



<https://arxiv.org/abs/1902.08318>
<https://github.com/lemire/simdjson>

Summary: Memory

- Use cacheline-aligned or cacheline-aware data structures
- Compress data in memory and decompress on the fly
- Avoid random memory access when possible
- Configure huge pages and use madvise & defer
- Partition memory with libnuma for data locality

Summary: CPU

- Each CPU is its own networked mesh cluster
- Branch speculation and memory/TLB misses are costly
 - Use branch free and lock free algorithms when possible
- Analyse perf counters with top down architectural analysis
- Use (auto)vectorisation and use XMM/YMM/ZMM when sensible

References

<https://alblue.bandlem.com/>

<https://arxiv.org/abs/1807.06735> → <https://github.com/facebookincubator/BOLT>

<https://arxiv.org/abs/1902.08318> → <https://github.com/lemire/simdjson/>

<https://github.com/andikleen/pmu-tools/wiki/toplev-manual>

<https://lwn.net/Articles/680985/> && <https://lwn.net/Articles/680996/>

<https://perf.wiki.kernel.org>

https://simplecore-ger.intel.com/swdevcon-uk/wp-content/uploads/sites/5/2017/10/UK-Dev-Con_Toby-Smith-Track-A_1000.pdf

<https://software.intel.com/en-us/download/intel-64-and-ia-32-architectures-optimization-reference-manual>

<https://www.researchgate.net/publication/269302126> A Top-Down method for performance analysis and counters architecture

Links

<https://easypref.net/notes/>

<https://epickrram.blogspot.com/>

<https://groups.google.com/forum/#!forum/mechanical-sympathy/>

<https://lemire.me/en/>

<https://psy-lob-saw.blogspot.com/>

<https://richardstartin.github.io/>

<https://travisdowns.github.io/>

<https://www.agner.org/optimize/>

<https://www.real-logic.co.uk/>

Thank you

 <https://alblue.bandlem.com>

 <https://twitter.com/alblue>

 <https://github.com/alblue>

 <https://vimeo.com/alblue>

 <https://speakerdeck.com/alblue>